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ABSTRACT
In the field of communications, a high data rate and low multi-path fading is required for
efficient information exchange. Orthogonal Frequency Division Multiplexing (OFDM) is a widely
accepted IEEE 802.11n (and many others) standard for usage in communication systems operating
in fading dispersive channels. In this thesis, we modeled the OFDM algorithm at the behavioral level
in VHDL/Verilog that was successfully synthesized/verified on an FPGA. Due to rapid technology
scaling, FPGAs have become popular and are low-cost and high performance alternatives to (semi-)
custom ASICs. Further, due to reprogramming flexibility, FPGAs are useful in rapid prototyping.
As per the IEEE standard, we implemented both transmitter and receiver with four modulation
schemes (BPSK, QPSK, QAM16, and QAM64). We extensively verified the design in simulation as
well as on Altera Stratix IV EP4SGX230KF40C2 FPGA (Terasic DE4 Development Board). The
synthesized design ran at 100 MHz clock frequency incurring 54 µ sec. end-to-end latency and 8%
logic utilization.
vi
CHAPTER 1 : INTRODUCTION
With the recent advancement in the field of communications, a high data rate and low
multi-path fading is required for efficient information exchange. Communication industry needs to
provide a wide range of bandwidth from 10 kbps to 2 Mbps. Numerous systems were proposed
to solve the issue but Orthogonal Frequency Division Multiplexing system has been considered
appropriate solution. Although OFDM was first implemented in 1960’s, its real potential has been
discovered in recent years.
The primary focus of this thesis work is on implementing a low latency and high data rate
wireless communication channel using Orthogonal Frequency Division Multiplexing scheme. OFDM
is a well-known technique in communication systems, since it is used in different applications, for
example in wire copper with Digital Subscriber Lines (DSL), Digital Video Broadcasting Television
(DVB-TV), RF systems such as Wireless-LAN, and the new next generation of mobile system,
Long-Term Evolution (LTE).
The wide adoption of OFDM in wireless communications can be explained by its ability
to compensate for the radio environment impairments, due to the multipath propagation which
produces frequency selective fading, the shadow fading, and interference from other users. For
instance, in ADSL, bit loading algorithms are used to assign more bits to the carriers with better
channel behavior.
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1.1 High Level Modeling and FPGA Prototyping
The OFDM system is implemented using a top-down approach, complying with the stan-
dards of IEEE 802.11n standards. First, the OFDM is modeled in MATLAB and the functionality
is verified. Next, the MATLAB model is translated into VHDL and verified in simulation. Finally,
the VHDL model is synthesized onto an FPGA and verified in hardware.
1.1.1 MATLAB Design and Simulation
Initially, a OFDM design was implemented on MATLAB and verified using mathematical
calculations. Implementation was performed in two steps. In the first step, transmitter and receiver
model was created and Bit Error Rate was calculated under an ideal channel. The transmitted
OFDM symbols are modulated using 64-quadrature amplitude modulation scheme. In the second
step, different synchronization, frequency offset, and channel estimation schemes are studied and
implemented under different frequency selective channels.
1.1.2 Hardware Design and Simulation
After successful MATLAB simulation OFDM system was converted into a high level
HDL model. This step was performed with the Altera Quartus II tool in VHDL and Verilog
languages. All design blocks are independent subsystems and support BPSK, QPSK, 16-QAM,
and 64-QAM modulation scheme. A 64-point IFFT and FFT design blocks are implemented using
Altera Mega Core IP generator. Both the transmitter and receiver designs were developed in
parallel i.e., with implementation of a block in transmitter, an equivalent and opposite block was
also implemented in receiver. System design was verified using two different approaches, in the first
approach each block was verified independently using MATLAB computed results. In the second
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approach, inverse verification was performed where each block in transmitter was connected to
its equivalent and opposite design block in receiver (for example, Interleaver and De-interleaver).
To verify the correctness of design and integrity of data input of transmitter block and output of
receiver were compared.
1.1.3 Synthesis and FPGA Programming
OFDM synthesis and programming was performed on Altera Stratix IV FPGA (Terasic
DE4 Development Board), after the RTL and gate level simulation was successfully completed.
After gate level simulation, pin mapping was performed, followed by place and route. For system
verification and optimization a gate-level netlist was generated and finally a bitstream file was
generated to program FPGA.
1.2 Organization of Thesis
The rest of the thesis is organized as follows. Chapter 2 briefly introduces the theory of
an OFDM system, and the evolution from a FDM modulation to the digital OFDM modulation
applying the DFT/IDFT to improve the system. The main features of an OFDM system such as
cyclic prefix, channel estimation, and pilot tones are explained, an overview of the general structure
of an OFDM transmitter and receiver are also provided. Chapter 3 presents the literature survey of
related work in the field of OFDM implementation on an FPGA. Chapter 4 provides the simulation
and synthesis details of implementation of OFDM on Altera Stratix IV FPGA. Chapter 5 reports
the results of successful transfer of high-definition image from one transmitter to receiver. Finally,
Chapter 6 concludes the thesis and outlines future work.
3
CHAPTER 2 : OFDM MODULATION CONCEPTS
OFDM is a widely use modulation technique due to its orthogonality property it reduces
approximately 50% bandwidth which makes efficient use of spectrum. OFDM channel spectrum is
divided in multiple narrow-band channels, which makes it immune from frequency selective channel
fading. Adding cyclic prefix after IFFT removes Inter-Symbol Interference(ISI) and Inter-Block
Interference(IBI). With the use of Interleaver effects of deep fading can be avoided. Easy to imple-
ment decision reason in the maximum likelihood decoding. OFDM is resistant against co-channel
interference and parasitic noise.
2.1 Multicarrier Carrier Systems
Multicarrier modulation (MCM), is a data transmission technique in which data is trans-
mitted through multiple carriers. Wider bandwidth is required to transmit data at higher rate,
but different frequencies within bandwidth have different path length and fading conditions. This
makes data transmission difficult to copy. Multicarrier modulation (MCM) overcomes this problem
by dividing high data rate stream into lower data rate stream and each lower data rate stream is
used for modulating individual carrier.
Some of the widely used Multicarrier Modulation scheme are:
• Generalized Frequency Division Multiplexing, GFDM: GFDM scheme uses multiple closely
spaced non-orthogonal sub-carrier signals which provides flexible pulse shaping.
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• Orthogonal Frequency Division Multiplexing, OFDM: This is one of the most widely used
Multi-carrier Modulation scheme. It uses multiple closely spaced orthogonal sub-carrier signals
and due to there orthogonality, mutual interference is avoided.
2.2 OFDM Basic Idea
OFDM is key broadband wireless technology, i.e., it supports a large band-width which can
go upto 20 MHz. Frequency Division Multiplexing (FDM) is a subset of multi-carrier modulations
(MCM), in which main signal is divided into small spectrum signals which are sent in parallel [1].
2.2.1 OFDM Principle
If we look at a typical communication system then it has certain bandwidth, let it be
denoted by B as shown in Figure 2.1. A single carrier is placed at the center of the bandwidth at
the carrier frequency. Since the system is a broadband system let the bandwidth = 10 MHz.
Figure 2.1: Example of a Single Carrier OFDM System
The communication system that is implemented over this bandwidth has symbol time T
which is given by:
T = 1
B
(2.1)
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On solving the above equation we get the symbol time T = 0.1µ sec. As the delay spread
of any outdoor channel is in between 2 µ sec to 3 µ sec. On comparison between symbol time and
delay time, we observe that symbol time T is much less than delay spread Td or delay spread is
twenty times larger than symbol time.
T symb_time << T d (2.2)
From the characteristics of the channel we can see that, the above equation will result
in Inter Symbol Interference (ISI). Therefore we can conclude that as the bandwidth ’B’ increases,
symbol time 1/B decreases and becomes much less than delay spread time, resulting in ISI. This
causes degradation of the communication channel. To overcome ISI, we divide bandwidth into small
sub-bands, i.e., instead of using complete bandwidth B at once, we break it into smaller sub-bands
as shown in Figure 2.2.
Figure 2.2: Multiband Sub-carriers
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Each smaller band is termed as a sub-band and each sub-band consists of a sub-carrier.
If the bandwidth is B and we have N sub-bands, then bandwidth of each sub-band is equal to B/N.
By dividing the bandwidth into different sub-bands, Inter-Symbol Interference is resolved.
Taking the above example again, i.e., let the bandwidth equal to 10MHz and number of sub-bands
‘N’ = 1000.
Bandwidth of each sub-band = B
N
= 10 MHz
1000
= 10 kHz (2.3)
Symbol time of each sub-band:
Symbol time of each sub-band = 1
B
N
= N
B
(2.4)
T = 1
10MHz
1000
= 1
10 kHz
= 100µ sec (2.5)
If we compare this symbol time with the delay spread time, then we observe that the
symbol time is significantly greater then delay spread time and hence results in no ISI.
T symb_time >> T d (2.6)
100µ sec >> 2µ sec (2.7)
Such a system with multiple sub-bands and multiple sub-carrier is termed as the multi-
carrier modulator system.
As shown in Figure 2.2, at each sub-band we can have a sub-carrier, so the first sub-carrier
is at 0, second at B/N, third at 2B/N, another at -B/N and -2B/N etc. If we denote fundamental
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frequency F0 then F0 = B/N. Therefore we have sub-carriers at -2F0, -F0, 0, F0, -2F0. So we can
define the kth sub-carrier such that it is centered at kF0 = kB/N.
kthsubcarrier = ej2pikF0 (2.8)
kthsymbol =Xk (2.9)
Transmitted signal Sk(t) =Xk.ej2pikF0 (2.10)
Net transmitted signal across all N sub-carriers can be given by:
Net Transmitted signal =∑
k
Xk.e
j2pikF0 (2.11)
Received signal is given in equation 2.12, where the presence of noise is ignored.
Received signal y(t) =∑
k
Xk.e
j2pikF0 (2.12)
From Equation 2.12 we can observe that it is similar to Fourier Series expansion and Xk
is the kth Fourier series coefficient. Therefore, to extract Xl symbol on the lth sub-carrier we have:
F 0∫ 1/F0
0
ej2pilF0t.y(t)dt (2.13)
F 0∫ 1/F0
0
ej2pilF0t.∑
k
Xk.e
j2pikF0t (2.14)
∑
k
Xk.F 0∫ 1/F0
0
ej2pi(k−l)F0tdt (2.15)
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Now if we look at the integral equation then we can see that its a sinusoid with fundamental
period of F0 and can be given by:
F 0∫ 1/F0
0
ej2pi(k−l)F0tdt (2.16)
f(x) =
⎧⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎩
1, if k = l
0, otherwise
From the above equation we can observe that, we have taken a sinusoid and integrating
it over 1/F0. Therefore this is going to be non-zero if its a sinusoid i.e., k≠l and the only scenario
when the integral is not zero is k = l which means that the sinusoid reduces to a DC Signal. For a
DC signal the integral over a fundamental period is equal to 1.
From Equation 2.15, we can see that only the term corresponding to ‘k=l’ will survive.
Therefore,
∑
k
Xkδ(k − l) =X l (2.17)
In sum, at receiver we are multiplying by the corresponding l sub-carrier to recover the
symbol Xl, that are transmitted over l sub-carrier. Similar process can be applied on all the sub-
carrier to recover all the N symbols transmitted on the various sub-carriers. This modulation
technique is robust against selective frequency fading.
An FDM transmission signal is represented, in time domain, as the sum of each informa-
tion symbol at a carrier frequency:
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∞∑
i=−∞
n∑
k=1Cki.Gk(t − iTF ) (2.18)
gkt = p(t).e−x (2.19)
where the Cki is the ith data symbol at the kth subcarrier, gk is the waveform for the kth subcarrier,
N is the total number of subcarriers, fk is the frequency carrier, TF is the frame period or symbol
OFDM period, and is the pulse shaping function which in the ideal case is a rectangular pulse of
TF width.
Orthogonal Frequency Division Multiplexing is a technique in which data signal is divided
into multiple signals in the frequency domain and each signal is transmitted as independent signal.
Each sub-carrier is modulated and combined together to create FDM signal.
In OFDM transmission receiver need to recover each of the sub-carrier independently.
Each sub-carrier signal passes through bank of filters to recover each of the signal independently.
But filters require guard band between subcarriers and since the signals are orthogonal so the
spectrum can overlap which results in improved spectral efficiency.
OFDM can be inferred as a transportation system where payload of packets need to be
transported from point A to B. Now the packets can be transported either by one big truck or by
multiple small trucks as shown in Figure 2.3.
Now each small truck uses different routes each of same length and maintains same speed
to reach destination. If an accident happens in one of the route, then that truck will not be able to
reach the destination but all the other trucks will reach destination. On the other hand if accident
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Figure 2.3: DATA Transportation Analogy
happens on the route of big truck which was transporting all packets, then the whole system will
get stuck as no packets will be delivered to the destination.
In the above analogy, small truck represents sub-carriers, each road represents data being
carried on different frequencies at which each sub-carrier is going to be transmitted. Each packet
represent data to be transmitted across the channel, which is called an information symbol.
In the above analogy it would be challenging task to drive the bigger truck as compared
to a smaller one, in modulation equivalent, transmission losses and impairment will be higher on
the carrier signal and therefore needs to be transmitted on the higher data rate.
On the other hand it will be expensive to drive N number of small trucks rather than one
large truck, in modulation scheme it is equivalent to using N Transmitter and Receiver sets and
using one set of Transmitter and Receiver.
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Figure 2.4: OFDM Analog Transmitter
2.3 Analog OFDM
Figure 2.4 illustrates OFDM schematic. A high data rate bit stream is split into N different
channels each with different frequency. This bit stream is distributed equally over each channel,
therefore bit rate of each channel will be R/N. Each channel is interleaved and mapped to represent
an information symbol and then multiplied by frequency. Summation of all these signals form one
OFDM symbol [2].
Duration of each OFDM symbol is equal to Ts=N/R and since the OFDM symbol is
summation of information in time domain which is being superimposed on ith sub-carrier and on
kth OFDM symbol ∞∑
i=−∞
N−1∑
k=0 Cki.ej2pifkt.Gk(t − iTF ) (2.20)
where:
G(t) is an square wave of length TF
N represents the number of sub-carriers
fk represents frequency
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For the improvement of spectral efficiency each of the sub-carrier maintains spacing of
1/TF between each other which fulfills the orthogonality condition. Therefore this can be expressed
as:
∆F = 1
TF
(2.21)
All OFDM symbols are equally separated by 1/TF time interval from its neighbors. This
fulfills the orthogonality condition and increases spectral efficiency for the transmission. When this
happens sub carriers can easily be recovered at receiver without Inter Carrier Interference by using
oscillators and low pass filters for each sub-carrier.
Figure 2.5: Analog Receiver
One of the major drawback of OFDM implementation in Analog is requirement of separate
receiver for each sub channel. This increases hardware complexity and cost.
2.4 Digital OFDM
The digitalization of an OFDM signal will be the solution to reduce the hardware com-
plexity increase with the number of channels. If one OFDM symbol is sampled at an interval of
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TF/N, then expression of transmitted signal will be:
S
nTF
N
= N∑
k=1Ckej
2pifk(n−1)TF
N (2.22)
From the Orthogonality condition
S
nTF
N
= N∑
k=1Ckej
2pifk(n−1)TF
N = IFFT Ck (2.23)
This superimposition of input signals is performed by Inverse Fast Fourier Transform
(IFFT). The basic schematic of digital OFDM transmitter comprises of digitally modulated signals
by IFFT. After IFFT, block data is serialized and converted to analog signal with the help of Digital
to Analog Converter before transmitting over the channel.
As long as channel is linear and OFDM signal is orthogonal, receiver will calculate the
spectrum values to those points which corresponds to the maximum of individual sub-carrier. This
makes OFDM very easy to implement as the received signal can be demodulated by FFT without
any Inter Signal Interference and without any use of filters. Therefore, modulated OFDM symbol
can be obtained by performing IFFT and then transmitting through Digital to Analog Converter
at the TF sampling frequency.
Figure 2.6 shows the schematic of OFDM transmitter where the main signal is divided
N number of channels and then modulated by IFFT in digital domain. Output of IFFT is passed
through serializer where modulated signals are combined and then converted to analog signal using
Digital to Analog Converter.
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Figure 2.6: Digital OFDM Transmitter
Figure 2.7 gives schematic of OFDM Receiver where the received analog signal is converted
into digital by an Analog to Digital Converter. Output of ADC is passed through Parallel converter
and then demodulated using FFT.
Figure 2.7: Digital OFDM Receiver
2.5 Cyclic Prefix
Consider a frequency selective channel, which can be modeled as below
Y (n) = h(0).x(n) + h(1).x(n − 1) + ... + h(L − 1).x(n −L + 1) (2.24)
where the model has channel taps h(0), h(1) ... h(L-1) i.e., we have L channel taps. From the above
equation we can see that output y(n) not only depends on the input symbol x(n) but also depends
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on the past input symbol x(n-1), x(n-2)...x(n-L+1). Therefore this channel has Inter Symbol Inter-
ference in time domain.
In the OFDM system, signals are generated using IFFT operations. So let us consider
two consecutive OFDM symbols, first symbol is denoted as: X’0, X’1,... X’N-1 and second symbol
by: X0, X1, XN-1 are loaded on the various sub-carriers and are processed using IFFT operation to
generate the output samples as shown in Figure 2.8:
Figure 2.8: IFFT Operations on Two Consecutive OFDM Symbols
Now, if we look at the output corresponding to x(0) in a frequency selective channel then
we see that the output depends not only on present input but also depends on the previous sample
and in this case the previous sample is from the previous OFDM symbol. Therefore, we can see
that we have Inter-Block Interference in the frequency selective channel.
Y (0) = h(0).x(0) + h(1).x′(N − 1) + h(2).x′(N − 2)... + h(L − 1).x′(n −L + 1) (2.25)
To avoid Inter-Block Interference in OFDM we use Cyclic Prefix. Let us consider symbols
X’0, X’1, ... X’N-1 which are loaded on the sub-carrier and are passed from IFFT operation. Now
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instead of transmitting output directly we add a prefix output. This prefix is taken from the tail of
the output and added in front as shown in Figure 2.9.
Figure 2.9: L Sub-carriers from Tail are Prefixed in Front
Now if we look at the received signal at the receiver we will get:
Y (0) = h(0).x(0) + h(1).x(N − 1) + h(2).x(N − 2).... + h(L − 1).x(n −L + 1) (2.26)
Since we have prefixed the values from the same block, we see that the interference is
restricted to the same block and therefore there is no Inter-Block Interference, but we have introduce
Inter-Symbol Interference.
The above discussion can be illustrated in Figure 2.10, at n=0 we have x(0).h(0)+x(1).h(N-
1)+h(2).h(n-2), at the next transmit instance at n=1 all the coefficients of h are shifted circularly
over the transmit symbols, we have h(0).x(1)+ h(1).x(0)+h(2).x(n-1). We can observe that the
channel coefficients are moving circularly over the transmitted OFDM samples, therefore we can
say that the output operation is circular convolution between channel h and transmitted signal x.
When the main data stream is divided into multiple sub-carriers then the symbol period
also gets increased by N, this reduces the delay spread between the symbol and this reduction
in symbol time causes interference between symbols. To eliminate interference a guard time is
introduced after each OFDM symbol. This guard band is introduced after IFFT. This guard band
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Figure 2.10: Circular Convolution Between Channel and Transmitted Signal
is cyclic extension of the OFDM symbol itself as shown in Figure 2.11. This extension is known as
Cyclic Prefix.
Figure 2.11: Cyclic Prefix Sequence
During transmission of data sometimes IFFT can produce incomplete waveform which
can result in Inter Channel Interference. This can be solved by introducing the guard interval after
every OFDM symbol. Due to cyclic extension of the OFDM symbol into the guard time, integrity
of symbol can be restored.
When cyclic prefix is introduced in the symbol, orthogonality of the symbol is lost. There-
fore, once the symbol is received at receiver, cyclic prefix is removed before FFT demodulation.
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2.6 Channel Estimation: Equalization and Pilot Tones
2.6.1 Equalization
OFDM uses innovative technique to compensate channel linear impairments. In this
technique training sequences are send between transmitter and receiver. At the receiver, with the
use of training sequences, linear distortion is balanced by estimating the channel response. For
removing linear distortion, training sequences are send in the begging of each transmission and is
repeated after fix intervals, certain time, as the channel is dynamic.
2.6.2 Pilot Tones
In OFDM system there are some specific sub-carriers which are used for synchronization
and channel compensation, called pilot tones. Out of 64 transmitted sub-carriers, there are 4
dedicated pilot sub-carriers at P-21, P-7, P21, P7 and rest of the sub-carriers are use as information
sub-carriers. Although only 4 sub-carriers are used as pilot symbols, channel coefficients for all
the sub-carriers can be estimated. Channel estimation proceeds by first estimating the channel
coefficients in the frequency domain across the pilot sub-carriers, convert them back to the estimates
of the channel taps in the time domain and finally, estimate the channel coefficients corresponding
to the rest of the sub-carriers i.e., information sub-carriers. Therefore even though fewer pilot sub-
carriers are transmitted, channel coefficients corresponding to all the sub-carriers can be established
[3].
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2.7 TX/RX OFDM
2.7.1 OFDM Transmitter
Starting from a bit sequence, the first stage divides it in packets of length equal to the
number of 64-QAM bits to form a 64-QAM symbol, and then it assigns them to each sub-carrier.
This process is called Serial to Parallel conversion. The second stage is a reorganization of the
sub-carriers. After that, a training sequence is added to allow for synchronization and calculate the
coefficients of the equalizer. Before the IFFT stage, an oversampling is applied to make it easier
to remove the spectral alias due to non-ideal DAC conversion, and at the receiver it will help in
synchronization. When the oversampling is added, the next step is to apply the IFFT algorithm.
Then, the information of each sub channel returns to a vector form, applying Parallel to Serial, the
inverse process which has been applied in the transmitter. After the CP insertion stage, the signal
is divided in real part, in-phase I, and in imaginary part, quadrature Q. These two parts have to
be converted from digital to analog to be sent over the channel. In order to further reduce the alias
due to imperfect digital to analog conversion a low pass filtering is used.
2.7.2 OFDM Receiver
After the signal is detected, through an antenna, the first stage is to filter the in-phase
and quadrature components of the received signal, to avoid aliasing problems. The next stage is
the digitization process of the received signal, which needs two Analog to Digital Converter devices,
one per branch. Once the signal is digitized, the next stage is the synchronization.
When the synchronization is completed the Cyclic Prefix is removed from the received
signal and so the orthogonality is recovered. The resulting signal is converted from serial to parallel
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for calculate the FFT. After FFT, the zero padding and the training sequence are extracted. The
training sequences are used to estimate the coefficients which are needed to restore the signal in
the single-tap equalization block. Consecutively, the phase noise can be compensated, and each
sub-carrier is demodulated. The final block is the serialization of the information carried out in
each sub-channel to obtain the final bit sequence.
2.8 Summary
This chapter provides basic concepts and principles of OFDM system, based on IEEE
802.11n standards. The performance provided by OFDM because of orthogonality and signal over-
lapping is also explained. A theoretical analysis is also provided on elimination of Inter-Symbol
Interference (ISI) and Inter-Block Interference (IBI).
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CHAPTER 3 : RELATED WORK
In this chapter we will discuss related work performed on the FPGA design and implemen-
tation of OFDM. Many different design approaches have been adopted to implement OFDM based
communication channel. But there is limited work that reports complete end-to-end implementa-
tion of OFDM transmitter and receiver. Most of the related work is focused on implementation of
a specific blocks of OFDM.
Benlachtar, et al. [4] presented the design implementation of OFDM transmitter on FPGA
working on 21.4 GS/s. Performance was measured on a dedicated 8.34 Gbit/s OFDM system with
QPSK modulation scheme over 1600 km standard fiber. Transmitter includes a Digital Signal
Processing (DSP) block, a Digital to Analog converter and an optical front-end. DSP block of
OFDM transmitter was created on Xilinx Virtex-4 FPGA with a clock frequency of 167.2 MHz.
4-bit resolution Digital to Analog converter was interfaced with FPGA using sixteen serial lines
operating at 5.33 Gbps. A ROM was instantiated in DSP block which was used for storing 216 bit
sequences of DeBruijn pattern and synchronization overhead. In each clock cycle 50 bits were read
and were passed to QPSK modulator. Output of modulator forms the 10-bit QPSK code which was
fed in 128-point, 10 bit IFFT core. Single side-band OFDM signal was generated by the IFFT core.
IFFT core was generated using Spiral Hardware Generation Tool. Author concluded that OFDM
is a low-power and a low-cost promising technology for optical interconnect.
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Garcia and Cumplido [5], implemented OFDM design based on IEEE 802.11a and did
validation on FPGA. The implemented architecture of OFDM consists of PSK or QAM mapping
schemes, Pilot generators, Inter-leaver which resolves the issue for deep fading, IFFT and cyclic
Prefix. All blocks’ inputs and outputs are 10 bits signed fixed point representation, apart from
IFFT which uses 16-bit resolution. Implemented design uses a 80 MHz global clock as its main
clock which is down sampled at 16 MHz before IFFT and 20 MHz after IFFT. There are four
FIFO’s implemented in the design, two are used for storing real and imaginary output values of
IFFT and other two are used for cyclic prefix, which stores last 16 bits of real and imaginary
coefficients. Implemented design was target for vertex-Xilinx FPGA and preformed using high level
tool such as Matlab and Simulink.
Benlachtar, et al. [6], in this paper presented the design of OFDM transmitter implemen-
tation working on 21.4 GS/s. Transmitter uses QPSK modulation scheme for generating 8.34 Gb/s
QPSK-OFDM signals for direct detection. Authors studied the impact of finite resolution of the in-
verse Fast Fourier Transform core and Digital and Analog Converter on the system performance. It
was shown that when a 12-bit IFFT core is used instead of 10-bit IFFT core, there was a significant
improvement in the performance of the system.
Vladimirova and Paul [7] present an innovative approach for implementing IEEE 802.11a
wireless communication standard. Implemented OFDM design uses a pipeline architecture, registers
are placed in between different design blocks which saves intermediate data instead of RAM block
that exists in other designs. There are different blocks implemented which include convolution
encoder, interleaver, modulators, mappers, IFFT, cyclic prefix, and window shaping functions.
Output of OFDM is of 80 bits which consists of 64 bits of IFFT output and 16 bits of cyclic prefix.
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All the mathematical data obtained from MATLAB was stored in ROM as look up table which
reduced resource utilization on FPGA. Target device was Xilinx Vertex-2 FPGA and VHDL was
used as programming language.
3.1 Summary
This chapter presented different and innovative techniques to implement OFDM on FP-
GAs. In some design’s transmitters were implemented by pure HDLs coding whereas in other
design’s system generated blocks were used. Pipeline architecture were used in most of the designs,
while in some designs burst architecture with RAM block to store data were used. Simulation of
implemented OFDM design for verification was emphasized. All the implemented designs demon-
strated a high data-rate with minimal data loss on a wireless channel.
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CHAPTER 4 : BEHAVIORAL MODELING AND FPGA SYNTHESIS OF OFDM
This chapter presents the details of hardware implementation of the OFDM design. Design
Implementations of transmitter and receiver were performed with the Altera Quartus-II tool. Both
transmitter and receiver was designed in parallel and was verified using back to back verification
methodology. During simulation phase output was verified by checking the wave-forms in Modelsim
Altera.
During the initial phase of verification only one OFDM symbol was used as input and
verified at the output, once design was complete then a full High Definition Image was used as input
and verified at the output.
Once the design was verified in simulation, design was ported on FPGA. Output was
verified by connecting FPGA to PCIe port of a dedicated Linux workstation, where the output
from the FPGA board is stored and final image is produced on the Linux workstation.
4.1 Implementation of Base-band OFDM
Figure 4.1 shows the implemented based band OFDM. Input is provided by Image RAM
which contains hardcoded High Definition Image. Binary input from the dual port RAM is sent to
the interleaver where the bit stream is interleaved, so that bits which are close together are moved
far-apart. This spread the faded part in the channel bandwidth throughout the spectrum. After
interleaver signal is Mapped to 64-QAM symbol(can also be mapped to BPSK/QPSK/16-QAM) in
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mapper block. In parallel, Pilot generator creates pilot tones for the OFDM Symbol. After pilot
tones are inserted in the symbol, signal is passed through IFFT and cyclic prefix block to generate
OFDM symbol.
Transmitter controller block controls all the data processing blocks as well as the Train-
ing Sequence Generation block. Training symbols block contains short and long training symbol.
Transmitter block decides between the OFDM data and training sequence to be sent to the IFFT.
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Figure 4.1: OFDM Transmitter and Receiver 
4.2 Transmitter Controller
Data flow of all the blocks is controlled by the Transmitter controller. Controller decides
and control the flow of training sequence and data signals. It consists of a state machine which
is controlled by a counter of 0 to 63. As shown in Figure 4.2 there are three states in the state
machine namely IDLE, TRAINING, and DATA. When the system is in reset state machine stays in
IDLE state, as soon as the enable is high state machine changes its state to TRAINING and stays
there for 6*64 clock cycles. When in TRAINING state, “training sequence block" transmits short
and long training sequences. After 6 clock cycles state changes to DATA state. In this state state
machine sends the ‘new data’ signal to Convolution Encoder and OFDM data from input RAM
starts to flow. State machine stays in DATA state for 4096 cycles and then moves to TRAINING
state where transmitter and receiver are trained again.
Figure 4.2: Transmitter Control State Machine
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4.3 Training Sequence
Training sequence consists of 10 short and 2 long training sequences. Training sequences
are transmitted at the beginning of the OFDM frame. Short training sequences are used for auto-
matic gain control, diversity selection, timing acquisition and for coarse frequency acquisition in the
receiver and two repetitive long training sequences are used for channel estimation and fine frequency
acquisition in the receiver. Duration of both long and short training sequence is of 16 µ sec.
A look up table was created for real and imaginary values for short and long training se-
quences. To keep track of training sequences two counters were used, one to track number of training
sequences and other maps the real and imaginary values of long and short training sequences.
Figure 4.3: Training Sequence
4.4 Bit-Interleave and De-Interleave
Bit Interleave are widely used in digital communication to improve the performance of
error correction code. When error occurs in the burst form and if the error within the symbol
exceeds the burst error correction capability of the code, then it is hard to recover the original data.
Interleaving ameliorates this problem by shuﬄing source symbols across several code words, thereby
creating a more uniform distribution of errors.
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If the OFDM symbol are transmitted without bit interleave and if there is noise in the
channel then the received symbol will have burst error, as shown in Figure 4.4.
Figure 4.4: Transmitter Control State Machine
Now, if the OFDM symbol is transmitted with bit-interleave over a noisy channel then
the received signal will have burst error, but after de-interleave error will be spread all over the
spectrum, as shown in Figure 4.5.
Figure 4.5: Transmitter Control State Machine
Bit-Interleave can be implemented either using RAMs or in block format. In RAM im-
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plementation two RAMs are created, one stores the OFDM symbol and other stores the addresses
of the first RAM. A control block is instantiated at the top, which according to an algorithm picks
addresses from the first RAM and corresponding data is read from second RAM and send to output
port. In the block type implementation a block matrix is created in the design block as shown in
Figure 4.6. The input symbol is written in parallel and read in series.
Figure 4.6: Bit-Interleaver Matrix Block
Implementation of the Bit-interleave was performed in block format. In block interleaver
format data forms the rows and columns of the matrix as shown in Figure 4.6. Each column consists
of the sequential input data from the convolution encoder. Depending on the modulation scheme
(BPSK/QPSK/16-QAM/64-QAM) rows of the interleaver block is decided.
De-Interleaver implementation is similar to interleaver, but it performs the inverse function
of interleaver by rearranging the interleaved bits into original order. A block matrix is predefined in
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Figure 4.7: Bit-Interleave Waveform
the design which rearranges data in correct format. The only difference in the hardware architectures
of interleaver and de-interleaver is the contents of the read and write buffers.
4.5 Mapper and De-Mapper
Depending on the modulation scheme used, input data stream is converted to 1 bit symbol
for BPSK, 2 bit symbol for QPSK and QAM16, and 3 bit symbol for QAM64 using a serial to parallel
converter. These values are used for selecting I and Q values for the desired complex symbol, as
shown in Figure 4.8. Here input stream is converted to 3-bit symbol and each symbol is getting
mapped to the QAM16 modulation scheme.
A look up module is implemented for the constellation point. Each constellation point is
represented by 6 bits in binary. In these 6 bits, 3 bits are imaginary and 3 bits are real. As shown
in Figure 4.9, both the real and imaginary parts are mapped to octal data. Output of the mapped
real and imaginary bits are stored in a buffer and transmitted after complete packet is formed.
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Figure 4.8: Mapper Constellation
Figure 4.9: Real and Imaginary Value Mapping
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4.6 Pilot and Rx-Pilot
According to IEEE 802.11n OFDM transmitter, sub-carriers are renumbered before per-
forming 64 point Inverse Fast Fourier Transformation. Among 64 points, 48 are used for the data
transmission, which are modulated using BPSK, QPSK, 16-QAM or 64-QAM depending on the
selected modulation scheme. There are four dedicated P-21, P-7, P21, P7 sub-carriers which forms
the “comb-type" pilot signals as shown in Figure 4.10.
Figure 4.10: Pilot Sub-carriers
These signals are used for tracking phase variation due to frequency offset error. Pilot
sub-carriers are BPSK modulated using a pseudo-binary sequence [3].
Figure 4.11: Scrambler
Output of the scrambler Pn controls the polarity of the sub-carrier. In this sequence all 1s
are replaced by -1 and all 0s are replaced by 1. The 127-bit cyclically extended sequence generated
by the scrambler is shown in Figure 4.12.
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Figure 4.12: Scrambler Sequence
4.7 IFFT and Cyclic Prefix
The proposed OFDM design is for streaming communication. Therefore pipeline archi-
tecture is designed for continuous data processing. IFFT and FFT IP’s are imported from Altera
Magacore library. FFT core uses radix-4 decomposition which divides the input sequence recursively
into four point sequences. For throughput several radix-4 butterflies were used in the FFT pipeline
architecture. To achieve high SNR throughput, the fixed transform FFTs use a block-floating point
architecture.
Figure 4.13: IFFT Implementation
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After system reset is de-asserted and enable is asserted, pilot asserts data valid signal
which maps to sink_valid signal in IFFT which indicates that input data stream is available for
processing. IFFT engine asserts sink ready which indicates IFFT can accept data, a successful data
processing can only be done when both sink_valid and sink_ready are high. With start of each
OFDM symbol a pulse of sink_sop is asserted which indicates start of packet, similarly with end of
each OFDM symbol sink_eop is asserted which indicates end of OFDM symbol. To avoid overflow
output is scaled to 1/8.
Figure 4.14: Cyclic Prefix
Sink_valid goes high to indicate that valid data output from IFFT. Output is produced
in bit-reverse order and start of packet is indicated by the SOP signal pulse. To implement Cyclic
Prefix a state machine is implemented with IDLE, GUARD_INTERVEL, and DATA state. Cyclic
prefix counts from 48 to 64 and stores it in “CP_real and CP_imag" buffers and as well sends data
to the output port. This 16 bit data is used for cyclic prefix.
When State machine goes in data state then first 16 bits of cyclic prefix is transmitted
again and then real and imaginary buffer data is transmitted from 0 to 63 which is the correct
OFDM symbol. Data valid signal becomes when the valid data is transmitted which includes both
cyclic prefix and data.
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4.8 Hardware Implementation Results
Hardware implementation was performed on the Altera Qauartus Tool using VHDL and
Verilog languages. Once the RTL level verification was complete, gate level simulation was per-
formed where unintentional dependencies on initial conditions were resolved. Both best and worst
timing cases were used to resolve glitches on edge sensitive signals. After gate level simulation, pin
mapping and place and route were performed. Finally, complete design was compiled and bitstream
was generated to program FPGA.
For programming Altera Stratix IV EP4SGX230KF40C2 FPGA (Terasic DE4 Develop-
ment Board) device was used. FPGA board is compliant with PCI Express module, with high
density, up to 820 logic elements, 23.1 Mb of embedded memory, and up to 1,288 18 x 18 multipli-
ers. FPGA board includes two DDR2 slots which can support up to 8GB of volatile memory and
is capable of running at 400 MHz clock rate which satisfies the requirements.
Table 4.1 and 4.2 summarize the resource consumption, clock and timing results for OFDM
base-band design.
Table 4.1: Resource Utilization
Resources Used %
Number of Slice Register 22,681 4
Number of Slice LUT’s 7828 4
Number of Block RAM 6,921,960 47
Table 4.2: Timing Results
Parameters Time Frequency
Maximum Frequency(MHz) 100
Maximum Path Delay from any node 8.287
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4.9 Summary
This chapter provides the design modeling and implementation of OFDM. All the imple-
mented blocks are independent to each other, which makes it feasible to reuse them. An extensive
RTL verification was performed both by using waveforms and recording output data from each
sub-system. After RTL verification, gate level simulation was performed followed by pin mapping
and place and route. According to the RTL simulation OFDM base-band takes 54 µ sec to transmit
one complete image frame end-to-end.
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CHAPTER 5 : EXPERIMENTAL RESULTS
This chapter discusses design and verification test conducted in simulation and on FPGA
module. Altera Quartus-II tool is used for elaboration and analysis. Transmitter and Receiver
designs were cascaded (base-band) to verify the function of each design block.
5.1 Performed Experiments
The proposed OFDM implementation was developed in four phases.
Phase I: All the modules are tested independently and output of each module is compared with the
results computed by Matlab.
Phase II: (Inverse verification) Multiple random OFDM symbol were transmitted.
Phase III: High definition JPG Image was transmitted and reconstructed in simulation.
Phase IV: OFDM transmitter and receiver were programmed in FPGA and dual port RAM was
initialized with a HD image. To get the output, programmed FPGA was connected with PCIe port
of linux machine, where image was reconstructed.
5.1.1 Phase I
In Phase I one OFDM symbol was passed through test-bench to the module under test.
Output was recorded in the Microsoft Excel file. Same OFDM symbol was also passed in Matlab
design. To validate the correctness of the design output of the module was compared to the Matlab
results. This test was conducted for each and every block in OFDM design.
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5.1.2 Phase II
In this Phase Inverse verification strategy was used to validate the correctness of the
design. During the implementation of OFDM both transmitter and receiver were cascaded together.
Each transmitter block output was connected to the input of the inverse of that block in receiver.
To validate the integrity of transmitted data, input of transmitter was compared to the output of
the receiver.
Figure 5.1: IFFT and FFT Inverse Verification Design
This strategy of validation was very helpful in synchronization of IFFT and FFT. As
shown in the Figure 5.1 IFFT outputs are connected to the inputs of the FFT. Input of IFFT
and FFT output was recorded and compared later. Figure 5.2 shows the values of IFFT real and
imaginary input and FFT real and imaginary outputs. FFT outputs were divided by number of
input pins of IFFT.
5.1.3 Phase III
In this Phase we tested complete OFDM base-band design in simulation by transmitting
High Definition JPG Image. A dual port RAM, initialized with Hard coded HD image was intro-
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Figure 5.2: IFFT Input and FFT Output Comparison
duced in the design. This RAM was connected at the input of the convolution encoder and was
controlled by the transmitter controller block. Both the transmitter and receiver were using global
clock of 100 MHz.
Binary output data from the Viterbi decoder was stored in the text file. A post processing
step was performed on the text where it was converted from binary to hexadecimal and finally,
reconstructed as image. Figure 5.3 shows the flow.
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Figure 5.3: Phase-III Data Flow
5.1.4 Phase IV
In this phase we introduced two new modules, namely, output RAM and PCIe. Output
ram is used for storing output data of OFDM. To get the output from RAM, FPGA was connected
to the PCIe of linux machine. Linux machine communicates with output RAM by generating read
request signal which was acknowledged by FPGA and 32-bits of data was transmitted over PCIe
bus.
We synthesized complete OFDM Base-band design with two dual port RAM and PCIe
interface and programmed it on the FPGA. A post processing step was required to remove the
latency from the binary output file before reconstruction of image. Figure 5.4 shows the complete
flow.
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Figure 5.4: Phase IV Data Flow
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CHAPTER 6 : CONCLUSION
The main intent of this thesis is to implement IEEE 802.11n OFDM standard in FPGA
with low latency and high bandwidth. A top-down approach was used throughout the design.
Implemented OFDM is able to work on four modulation schemes (BPSK, QPSK, 16-QAM, 64-
QAM), that can be selected by the user. A global clock of 100 MHz is used for driving transmitter
and receiver. Various validation schemes were used to ensure the integrity of data, starting from
comparing output of each block with that of MATLAB model to the transmission of a HD JPG
image on a base-band implementation.
The end-to-end latency of the baseband modem is 54 µ sec with only 4% logic utilization
on Altera Stratix IV EP4SGX230KF40C2 FPGA.
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